Part Number Hot Search : 
KBU605 AP432AW STD432 PD3032 FA7703 10N65B IRLL014N TFR433N
Product Description
Full Text Search
 

To Download IRL520NL Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  irl520ns/l hexfet ? power mosfet pd - 91534 l advanced process technology l surface mount (irl520ns) l low-profile through-hole (IRL520NL) l 175c operating temperature l fast switching l fully avalanche rated parameter typ. max. units r q jc junction-to-case CCC 3.1 r q ja junction-to-ambient ( pcb mounted,steady-state)** CCC 40 thermal resistance c/w parameter max. units i d @ t c = 25c continuous drain current, v gs @ 10v ? 10 i d @ t c = 100c continuous drain current, v gs @ 10v ? 7.1 a i dm pulsed drain current ?? 35 p d @t a = 25c power dissipation 3.8 w p d @t c = 25c power dissipation 48 w linear derating factor 0.32 w/c v gs gate-to-source voltage 16 v e as single pulse avalanche energy ?? 85 mj i ar avalanche current ? 6.0 a e ar repetitive avalanche energy ? 4.8 mj dv/dt peak diode recovery dv/dt ?? 5.0 v/ns t j operating junction and -55 to + 175 t stg storage temperature range soldering temperature, for 10 seconds 300 (1.6mm from case ) c absolute maximum ratings fifth generation hexfets from international rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. this benefit, combined with the fast switching speed and ruggedized device design that hexfet power mosfets are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications. the d 2 pak is a surface mount power package capable of accommodating die sizes up to hex-4. it provides the highest power capability and the lowest possible on- resistance in any existing surface mount package. the d 2 pak is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0w in a typical surface mount application. the through-hole version (IRL520NL) is available for low- profile applications. description v dss = 100v r ds(on) = 0.18 w i d = 10a 2 d pak to-262 s d g 5/13/98 l logic-level gate drive
irl520ns/l parameter min. typ. max. u nits conditions v (br)dss drain-to-source breakdown voltage 100 CCC CCC v v gs = 0v, i d = 250a d v (br)dss / d t j breakdown voltage temp. coefficient CCC 0.11 CCC v/c reference to 25c, i d = 1ma ? CCC CCC 0.18 v gs = 10v, i d = 6.0a ? CCC CCC 0.22 w v gs = 5.0v, i d = 6.0a ? CCC CCC 0.26 v gs = 4.0v, i d = 5.0a ? v gs(th) gate threshold voltage 1.0 CCC 2.0 v v ds = v gs , i d = 250a g fs forward transconductance 3.1 CCC CCC s v ds = 25v, i d = 6.0a ? CCC CCC 25 v ds = 100v, v gs = 0v CCC CCC 250 v ds = 80v, v gs = 0v, t j = 150c gate-to-source forward leakage CCC CCC 100 na v gs = 16v gate-to-source reverse leakage CCC CCC -100 v gs = -16v q g total gate charge CCC CCC 20 i d = 6.0a q gs gate-to-source charge CCC CCC 4.6 nc v ds = 80v q gd gate-to-drain ("miller") charge CCC CCC 10 v gs = 5.0v, see fig. 6 and 13 ?? t d(on) turn-on delay time CCC 4.0 CCC v dd = 50v t r rise time CCC 35 CCC i d = 6.0a t d(off) turn-off delay time CCC 23 CCC r g = 11 w, v gs = 5.0v t f fall time CCC 22 CCC r d = 8.2 w, see fig. 10 ?? between lead, CCC CCC and center of die contact c iss input capacitance CCC 440 CCC v gs = 0v c oss output capacitance CCC 97 CCC pf v ds = 25v c rss reverse transfer capacitance CCC 50 CCC ? = 1.0mhz, see fig. 5 ? electrical characteristics @ t j = 25c (unless otherwise specified) nh i gss r ds(on) static drain-to-source on-resistance l s internal source inductance 7.5 ns i dss drain-to-source leakage current a parameter min. typ. max. u nits conditions i s continuous source current mosfet symbol (body diode) CCC CCC showing the i sm pulsed source current integral reverse (body diode) ? CCC CCC p-n junction diode. v sd diode forward voltage CCC CCC 1.3 v t j = 25c, i s = 6.0a, v gs = 0v ? t rr reverse recovery time CCC 110 160 ns t j = 25c, i f = 6.0a q rr reverse recovery charge CCC 410 620 nc di/dt = 100a/s ?? t on forward turn-on time intrinsic turn-on time is negligible (turn-on is dominated by l s +l d ) source-drain ratings and characteristics s d g a 10 35 ? pulse width 300s; duty cycle 2%. notes: ? uses irl520n data and test conditions ** when mounted on 1" square pcb ( fr-4 or g-10 material ). for recommended footprint and soldering techniques refer to application note #an-994. ? i sd 6.0a, di/dt 340a/s, v dd v (br)dss , t j 175c ? v dd = 25v, starting t j = 25c, l = 4.7mh r g = 25 w , i as = 6.0a. (see figure 12) ? repetitive rating; pulse width limited by max. junction temperature. ( see fig. 11 )
irl520ns/l fig 1. typical output characteristics fig 3. typical transfer characteristics fig 2. typical output characteristics fig 4. normalized on-resistance vs. temperature 0.1 1 10 100 0.1 1 10 100 i , drain-to-source current (a) d v , drain-to-source volta g e ( v ) ds a 20 s pulse w idth t = 25c j vgs top 15v 12v 10v 8.0v 6.0v 4.0v 3.0v bottom 2.5v 2.5v 0.1 1 10 100 0.1 1 10 100 i , drain-to-source current (a) d v , drain-to-source volta g e ( v ) ds a 20 s pulse w idth t = 175c vgs top 15v 12v 10v 8.0v 6.0v 4.0v 3.0v bottom 2.5v 2.5v j 0.1 1 10 100 246810 t = 25c j gs v , gate-to-source volta g e (v) d i , drain-to-source current (a) t = 175c j a v = 50v 20s pulse w idth ds 0.0 0.5 1.0 1.5 2.0 2.5 3.0 -60 -40 -20 0 20 40 60 80 100 120 140 160 180 j t , junction temperature (c) r , drain-to-source o n resistance ds(on) (normalized) v = 10v gs a i = 10a d
irl520ns/l fig 8. maximum safe operating area fig 6. typical gate charge vs. gate-to-source voltage fig 5. typical capacitance vs. drain-to-source voltage fig 7. typical source-drain diode forward voltage 0 200 400 600 800 1 10 100 c, capacitance (pf) ds v , drain-to-source volta g e ( v ) a v = 0v , f = 1mhz c = c + c , c shorte d c = c c = c + c gs iss gs gd ds rss gd oss ds gd c iss c oss c rss 0 3 6 9 12 15 0 5 10 15 20 25 q , total g ate char g e ( nc ) g v , g ate-to-source voltage (v) gs v = 80v v = 50v v = 20v a for test circuit s ee figure 13 i = 6.0 a d ds ds ds 0.1 1 10 100 0.4 0.6 0.8 1.0 1.2 1.4 t = 25c j v = 0v gs v , source-to-drain voltage (v) i , reverse drain current (a) sd sd a t = 175c j 0.1 1 10 100 1 10 100 1000 v , drain-to-source volta g e ( v ) ds i , drain current (a) ope ration in this area limite d by r d ds(on) 10s 100s 1ms 10ms a t = 25c t = 175c sin g le p u ls e c j
irl520ns/l fig 9. maximum drain current vs. case temperature fig 10a. switching time test circuit v ds 90% 10% v gs t d(on) t r t d(off) t f fig 10b. switching time waveforms v ds pulse width 1 s duty factor 0.1 % r d v gs r g d.u.t. 5.0v + - v dd fig 11. maximum effective transient thermal impedance, junction-to-case 0.01 0.1 1 10 0.00001 0.0001 0.001 0.01 0.1 notes: 1. duty factor d = t / t 2. peak t = p x z + t 1 2 j dm thjc c p t t dm 1 2 t , rectangular pulse duration (sec) thermal response (z ) 1 thjc 0.01 0.02 0.05 0.10 0.20 d = 0.50 single pulse (thermal response) 0 2 4 6 8 10 25 50 75 100 125 150 175 c i , drain current (a m ps) d t , case temperature (c) a
irl520ns/l fig 12a. unclamped inductive test circuit fig 12b. unclamped inductive waveforms fig 13a. basic gate charge waveform v ds l d.u.t. v dd i as t p 0.01 w r g + - t p v ds i as v dd v (br)dss 10 v d.u.t. v ds i d i g 3ma v gs .3 m f 50k w .2 m f 12v current regulator same type as d.u.t. current sampling resistors + - fig 13b. gate charge test circuit q g q gs q gd v g charge 10 v fig 12c. maximum avalanche energy vs. drain current 0 40 80 120 160 200 25 50 75 100 125 150 175 j e , single pulse avalanche energy (mj) as a startin g t , junction temperature ( c ) i top 2.4a 4.2a bottom 6.0a d
irl520ns/l peak diode recovery dv/dt test circuit p.w. period di/dt diode recovery dv/dt ripple 5% body diode forward drop re-applied voltage reverse recovery current body diode forward current v gs =10v v dd i sd driver gate drive d.u.t. i sd waveform d.u.t. v ds waveform inductor curent d = p. w . period + - + + + - - - fig 14. for n-channel hexfets * v gs = 5v for logic level devices ? ? ? r g v dd dv/dt controlled by r g driver same type as d.u.t. i sd controlled by duty factor "d" d.u.t. - device under test d.u.t circuit layout considerations low stray inductance ground plane low leakage inductance current transformer ? *
irl520ns/l d 2 pak package outline d 2 pak part marking information 10.16 (.400) re f. 6.47 (.255) 6.18 (.243) 2.61 (.103) 2.32 (.091) 8.89 (.350) r e f. - b - 1.32 (.052) 1.22 (.048) 2.79 (.110) 2.29 (.090) 1.39 (.055) 1.14 (.045) 5.28 (.208) 4.78 (.188) 4.69 (.185) 4.20 (.165) 10.54 (.415) 10.29 (.405) - a - 2 1 3 15.49 (.610) 14.73 (.580) 3x 0.93 (.037) 0.69 (.027) 5.08 (.200) 3x 1.40 (.055) 1.14 (.045) 1.78 (.070) 1.27 (.050) 1.40 (.055) m ax. notes: 1 dimensions after solder dip. 2 dimensioning & tolerancing per ansi y14.5m, 1982. 3 controlling dimension : inch. 4 heatsink & lead dimensions do not include burrs. 0.55 (.022) 0.46 (.018) 0.25 (.010) m b a m minimum recommended footprint 11.43 (.450) 8.89 (.350) 17.78 (.700) 3.81 (.150) 2.08 (.082) 2x lead assignments 1 - ga te 2 - d r ain 3 - s ou rc e 2.54 (.100) 2x part number international rectifier logo date code (yyw w ) yy = year ww = week assembly lot code f530s 9b 1m 9246 a
irl520ns/l package outline to-262 outline to-262 part marking information
irl520ns/l tape & reel information d 2 pak world headquarters: 233 kansas st., el segundo, california 90245, tel: (310) 322 3331 european headquarters: hurst green, oxted, surrey rh8 9bb, uk tel: ++ 44 1883 732020 ir canada: 7321 victoria park ave., suite 201, markham, ontario l3r 2z8, tel: (905) 475 1897 ir germany: saalburgstrasse 157, 61350 bad homburg tel: ++ 49 6172 96590 ir italy: via liguria 49, 10071 borgaro, torino tel: ++ 39 11 451 0111 ir far east: k&h bldg., 2f, 30-4 nishi-ikebukuro 3-chome, toshima-ku, tokyo japan 171 tel: 81 3 3983 0086 ir southeast asia: 315 outram road, #10-02 tan boon liat building, singapore 0316 tel: 65 221 8371 http://www.irf.com/ data and specifications subject to change without notice. 5/98 3 4 4 trr feed direction 1.85 (.073) 1.65 (.065) 1.60 (.063) 1.50 (.059) 4.10 (.161) 3.90 (.153) trl feed direction 10.90 (.42 9) 10.70 (.42 1) 16.10 (.634) 15.90 (.626) 1.75 (.069) 1.25 (.049) 11.60 (.457) 11.40 (.449) 15.42 (.609) 15.22 (.601) 4.72 (.136) 4.52 (.178) 24.30 (.957) 23.90 (.941) 0.368 (.0145) 0.342 (.0135) 1.60 (.06 3) 1.50 (.05 9) 13.50 (.532) 12.80 (.504) 330.00 (14.173) max. 27.40 (1.079) 23.90 (.941) 60.00 (2.362) min . 30.40 (1.197) max. 26.40 (1.039) 24.40 (.961) notes : 1. comforms to eia-418. 2. controlling dimension: millimeter. 3. dimension measured @ hub. 4. includes flange distortion @ outer edge.


▲Up To Search▲   

 
Price & Availability of IRL520NL

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X